Abstract-ID-VG characteristics of a 22 nm gate length gateall-around (GAA) Si nanowire (NW) obtained from a 3D Finite Element (FE) Monte Carlo (MC) in-house simulation toolbox which uses anisotropic 2D Schrödinger equation based quantum corrections (SEQC) are compared against experimental data with excellent agreement at both low and high drain biases. We then scale the Si GAA NW according to the ITRS specifications to a gate length of 10 nm predicting that the scaled NW will ensure a required on-current of above 1mA/μm and superior electrostatic integrity of a nearly ideal sub-threshold slope of 66 mV/dec and a DIBL of 39 mV/V. The effects of nanowire (NW) lineedge roughness (LER) on threshold voltage and off-current are investigated by calibrated 3D FE quantum corrected (QC) driftdiffusion (DD) toolbox.
I. INTRODUCTION
Gate-All-Around (GAA) nanowire (NW) FETs are considered to be excellent candidates for future CMOS integration for sub-10 nm digital technology to continue transistor downscaling [1] . The GAA NW FETs have superior electrostatics and immunity to short channel effects while still delivering a large on-current [2] - [4] . However, variability of transistor characteristics induced by material properties and by fabrication process can affect their performance in circuits. Line-edge roughness (LER) is one of such sources with a major impact on variability in NW/FinFETs [3] , [5] , [6] . In this work, we report on performance, scaling and variability induced by line-edge roughness (LER) [3] , [5] , [6] of GAA NW FETs. We use an in-house 3D Finite Element (FE) Monte Carlo (MC) toolbox which includes newly developed integrated calibration-free FE anisotropic Schrödinger equation based quantum corrections (SEQC). More details on the 3D FE MC toolbox are in Refs. [7] - [9] .
II. 3D MONTE CARLO SIMULATIONS
In this work, we use the 3D FE method to accurately describe the complex 3D geometry of the nanoscale devices. The accurate description of the simulation domain in nanoscale semiconductor devices is essential in determining quantum transport at highly non-equilibrium conditions. In our case, we chosen semi-classical transport technique, a 3D ensemble MC [10] , with calibration-free quantum confinement corrections, the SEQC, along the device channel. Our in-house 3D FE MC simulation toolbox employs fully anisotropic 2D FE Schrödinger equation based quantum corrections (QC) which thus depends on valley orientation. The MC transport engine considers analytical anisotropic non-parabolic bandstructure model with the following scattering processes: the acoustic phonon scattering, non-polar optical phonon scattering (g and f -processes) [11] , ionized impurity scattering using the third body exclusion model by Ridley [12] 
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978-1-4673-8609-8/16/$31.00 ©2016 IEEEtemperature [13] , and the interface roughness scattering using Andos model [14] . This combination has been shown to be a very good compromise between accuracy and speed for accurate physical simulations of carrier transport in nanodevices which are strongly quantum confined systems at highly nonequilibrium transport conditions [7] - [9] .
We start by comparing results from our 3D SEQC MC toolbox against experimental data of the 22 nm gate length GAA Si NW [2] with a 110 channel orientation. The NW has elliptical cross-section ( Fig. 1 ) with a shorter diameter of 11.3 nm; a longer diameter of 14.22 nm; with an effective diameter (elliptical circumference/π) D NW =12.8 nm and EOT = 1.5 nm which can be only accurately described by the FE method. The 3D FE quantum corrected (QC) drift-diffusion (DD) simulations using density gradient [15] were used to reverse engineer a doping profile in the sub-threshold region at V D =0.05 V and V D =1.0 V as shown in Fig. 2 . Fig. 3 shows examples of this engineering process from a sub-threshold region which achieved excellent agreement with a maximum doping of 5 × 10 19 cm −3 , a work function of 4.472 eV , and a S/D size of 30.8 nm. We then simulate the I D -V G characteristics of the 22 nm gate GAA Si NW at low and high drain biases achieving an excellent agreement as can be seen in Fig. 4 . Fig. 5 shows the potential profile in the device in on-current conditions. Fig. 6 shows the average electron velocity along the channel at the same on-current conditions. We see that the electron velocity exhibits a typical behaviour along the channel. The source injects electrons at relatively large injection velocity of about 1.5 × 10 4 m/s where they are quickly accelerated along the gate reaching their maximum velocity of 1.75 × 10 5 m/s on a drain side of the gate. Then electrons rapidly decelerate into a heavily doped drain due to enhanced optical phonon emission assisted by ionised impurity scattering [16] .
We then scale the Si GAA NW according to the ITRS specifications to a gate length of 10 nm and an EOT of 0.8 nm. Fig. 7 compares the first wavefunctions of the three Δ valleys in the middle of the channel for the 22/10 nm gate length GAA NW, respectively, at V D =1.0/0.7 V and V G =0.8 V (note that Δ1 and Δ2 have the same effective mass tensor in the 110 channel orientation, so they will have the same wavefunction). Fig. 8 shows I D -V G characteristics for the scaled 10 nm gate length NW FET at V D =0.05 V and V D =0.7 V obtained from the 3D FE SEQC MC. Table I compares device operating characteristics with gate lengths of 22 nm and 10 nm predicting that the scaling to the 10 nm gate will ensure superior electrostatic integrity of a nearly ideal sub-threshold slope of 66 mV/dec and a DIBL of 39 mV/V and satisfactory on-current (even the on-current increase is relatively small, ≈ 5%). The sub-threshold voltage (V T ) for both NW is 0.3 V. The scaled GAA NW has a better sub-threshold slope (SS) at both low and high drain biases, and a better drain-inducedbarrier-lowering (DIBL) of only 39 mV/V.
III. LINE-EDGE ROUGHNESS (LER)
The LER variability study in NWs as one of the major sources of device variability [17] is essential for predicting device behaviour in digital circuits. The effect of uncorrelated LER is studied using Fourier synthesis with Gaussian autocorrelation [18] implemented as described in [17] , [19] . The simulations of variability for the 22 nm gate length NW are carried out using the 3D quantum corrected FE DD with a LER correlation length (CL) of 20 nm and three root mean square values (RMS=0.6, 0.7 and 0.85 nm) chosen to represent the RMS observed in experiments [2] , [3] . Table II and σV T are increasing with increasing the RMS height. In addition, the average value of Log 10 (I OFF ) and σLog 10 (I OFF ) are increasing with increasing the RMS height as expected. Fig. 9 shows the scatter plots of V T,lin versus V T,sat for the 22 nm Si GAA NW with CL=20 nm and RMS=0.6 nm. The threshold voltage at low and high drain biases are strongly correlated (CC=0.997). The larger the CC value, the less sensitive the variability is to a change in the drain bias. 
IV. CONCLUSION
We have employed our 3D SEQC FE MC simulation toolbox which accurately describes the nanoscale geometry of multiscale transistors using a completely parameter-free model of carrier transport to obtain the I-V characteristics of the 22 nm gate length GAA Si NW FET. The I D -V G characteristics at low and high drain biases obtained from the 3D MC toolbox which uses fully anisotropic transport model together with fully anisotropic quantum corrections which dependent on the valley orientation (how longitudinal and transverse electron effective masses are oriented along the device channel) demonstrated exceptional agreement with experimental data [2] , [3] . We have then scaled the GAA Si NW FET to the 10 nm gate length and predicted that the scaled device will deliver an oncurrent of 1196 μA/μm with superior electrostatic integrity of a nearly ideal sub-threshold slope of 66 mV/dec and a DIBL of 39 mV/V. Finally, we have found that the LER induced variability for the 22 nm GAA NW exhibits σV T of about 0.9 − 12 mV and that σ log 10 (I OFF ) of about 0.2 − 0.3 A. The same σV T of 12 mV has been obtained for UTB-FD-SOI transistors (with L G = 22 nm; CL = 25 nm and 3σ = 2 nm) [20] .
